PATENT

ereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Joseph J. Jeddeloh et al.

Attorney Docket No.: 501176.01

Serial No. : 10/601,222

Group Art Unit : 2818

: not yet assigned

Filed

: June 20, 2003

Examiner

Title

: SYSTEM AND METHOD FOR SELECTIVE MEMORY MODULE POWER

MANAGEMENT

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicants wish to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449 (copies of the cited references, as required under 37 C.F.R. § 1.98, are enclosed). Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicants' duty to disclose all information they are aware of which is believed relevant to the examination of the above-identified application, applicants believe that their invention is patentable.

I hereby certify that no item set forth on the attached form PTO-1449 was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge, after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement.

Please acknowledge receipt of this Supplemental Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted, DORSEY & WHITNEY LLP

Steven H. Arterberry Registration No. 46,314

SHA:dms Enclosures:

> Postcard Form PTO-1449 Cited References (11)

1420 Fifth Avenue, Suite 3400 Seattle, WA 98101 Telephone (206) 903-8800 Facsimile (206) 903-8820

h:\ip\documents\clients\micron technology\1100\501176.01\501176.01 sids 022304.doc

FORM PTO-144 (REV.7-80) FEB 2 6 20

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

TION DISTLOSURE STATEMENT

sheets if necessary)

ATTY. DOCKET NO. 501176.01

APPLICATION NO. 10/601,222

APPLICANT(S)

Joseph J. Jeddeloh et al.

FILING DATE
June 20, 2003

GROUP ART UNIT

2818 U.S. PATENT DOCUMENTS SUBCLASS FILING DATE DOCUMENT NUMBER DATE CLASS *EXAMINER NAME INITIAL IF APPROPRIATE 5,818,844 10/06/98 Singh et al. 370 463 AA 6,272,609 08/07/01 Jeddeloh 711 169 AΒ 710 52 AC 6,477,592 11/05/02 Chen et al. 711 6,523,092 02/18/03 Fanning 134 ΑD 711 137 6,523,093 02/18/03 Bogin et al. ΑE 711 167 6,622,227 09/16/03 Zumkehr et al. AF 711 6,631,440 10/07/03 Jenne et al. 105 AG 711 144 2002/0144064 10/03/02 Fanning ΑH 01/02/03 Coulson et al. 711 118 2003/0005223 ΑI 2003/0229770 12/11/03 Jeddeloh 711 213 ΑJ ΑK ΑL AM AN AO AP AQ AR AS OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) Intel, "Intel 840 Chipset: 82840 Memory Controller Hub (MCH)", Datasheet, October 1999, pp. 1-178. ΑT ΑU **EXAMINER** DATE CONSIDERED * EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in